



UNITED STATES PATENT AND TRADEMARK OFFICE

len
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/804,051

03/12/2001

Salman Akram

MIO 0069 PA/40509.125

7513

23368 7590 04/17/2007

DINSMORE & SHOHL LLP

ONE DAYTON CENTRE, ONE SOUTH MAIN STREET

SUITE 1300

DAYTON, OH 45402-2023

EXAMINER

MITCHELL, JAMES M

ART UNIT

PAPER NUMBER

2813

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
--	-----------	---------------

3 MONTHS

04/17/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

DETAILED ACTION

1. This office action is in response to applicant's amendment filed February 5, 2007.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 2, 6, 7, 25-36, 47, 49-51, 53-57, 63 and 64 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lo et al. (U.S. 6,507,098) in combination Fujisawa et al (US 6,184,567).

4. Lo (Fig. 1) discloses:

(cl. 2, 6, 7, 26, 28, 35, 36, 57) a first [*alternate second* for cl. 31] semiconductor die (26) having a first active surface (i.e. top portion), said first active surface including at least one conductive bond pad (32); a second semiconductor die (40) defining a second active surface (i.e. bottom surface), said second active surface including at least one conductive bond pad (40a); a single intermediate substrate (12) comprising a network of conductive contacts (18) formed thereon, said substrate positioned between said first and second die, such that a first of said intermediate substrate (bottom) faces said first active surface and such that a second surface (top portion) of said intermediate substrate faces said second active surface (bottom portion), said intermediate substrate includes a passage (defined by item 24) and one of the first and second die active surface aligned with the passage (i.e. die, 26), a printed circuit board (100) positioned

Art Unit: 2813

such that a first surface (i.e. top portion) of the board faces the intermediate substrate; a plurality of topographic contacts (48) extending from said intermediate substrate to said first surface of said board; and a topographic contact (52) extending between said intermediate substrate (12) and one of the said first or second semiconductor dies (40, 42);

(cl. 25) wherein said first die is electrically connected to the intermediate substrate by a topographic contact (52) extending from said first active surface to said intermediate with said second die secured (34) to the second surface of the intermediate substrate, such that the conductive pads (32) of the second die is aligned with the passage and said second die is electrically connected to the intermediate substrate by at least one conductive line (38) extending from the bond pad of the second die through said passage and to contact first surface of the intermediate substrate;

(cl. 27, 29) and the second/ *first* chip (40, 42) is flip is stacked secured to first surface of intermediate substrate (22);

(cl. 30-32) with conductive lines extending from pad (14) on the intermediate substrate to pads on active areas (i.e. chip connection to pads by pads/ or wire);

(cl. 33) die further electrically connected to intermediate substrate (i.e. chip connection to pads by pads/ or wire);

(cl. 34) and the first die is electrically connected to the second die (i.e. both in communication with external contact, 48);

(cl. 54, 55) with the intermediate substrate includes a network of contacts formed thereon (i.e. 14);

Art Unit: 2813

(cl. 63) a passage substantially free of encapsulant (e.g. intermediate structure prior to chip being enveloped by encapsulant; Col. 4, Lines 9-20).

5. Lo does not disclose at least one decoupling capacitor mounted to an intermediate substrate and conductively coupled to at least one of said first and second semiconductor dies wherein said at least one decoupling capacitor comprises a thickness dimension (a), a die with a thickness (c), and a topographic contact extending between said intermediate substrate and one of the said first or second semiconductor dies, wherein said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c).

6. However, Fujisawa (e.g. 13, 16) utilizes at least one decoupling capacitor (10) mounted to an intermediate substrate (e.g. 39, 43) and conductively coupled to at least one of said first and second semiconductor dies (40) wherein said at least one decoupling capacitor comprises a thickness dimension (a), a die with thickness (c), and a topographic contact extending between said intermediate substrate and one of the said first or second semiconductor dies, wherein said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c) [e.g., Fig. 16].

7. It would have been obvious to one of ordinary skill in the art to incorporate a decoupling capacitor onto the intermediate substrate of Lo such that said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c) as shown in Fujisawa in order to remove noise as taught by Fujisawa (Col. 1, Lines 31-34).

Art Unit: 2813

8. With respect to the claims 7, 49 and 50 and their dependents regarding the mere duplication of an element (i.e. intermediate substrate), since applicant has not disclosed that the duplication is for a new and unexpected result, the limitation has no patentable significance. See *In re Harza*, 274 F.2d 669, 124 USPQ 378 (CCPA 1960) (Although the reference did not disclose a plurality of ribs, the court held that mere duplication of parts has no patentable significance unless a new and unexpected result is produced).

9. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lo et al. (U.S. 6,507,098) in combination with Distefano (U.S. 6,075,289), Fujisawa et al (US. 6,184,567) and Searls (U.S. 2004/0155335).

10. Lo (Fig. 1) discloses the elements stated in paragraph 6 of this office action¹, but does not disclose a cap including a heat sink coupled to at least one die major surface with a peripheral portion that engages a mounting zone defined by lateral dimensions of the intermediate substrate, or at least one decoupling capacitor mounted to an intermediate substrate and conductively coupled to at least one of said first and second semiconductor dies wherein said at least one decoupling capacitor comprises a thickness dimension (a), a die with a thickness (c), and a topographic contact extending between said intermediate substrate and one of the said first or second semiconductor dies, wherein said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c), or connecting capacitor between high and low voltage inputs.

Art Unit: 2813

11. Distefano (Fig. 2) discloses a cap including a heat sink coupled to at least one die major surface (i.e. horizontal surface) with a peripheral portion that engages a mounting zone defined by lateral dimensions of the intermediate substrate.

12. It would have been obvious to one of ordinary skill in the art to incorporate a cap including a heat sink to package of Lo in order to provide thermally enhanced packages as taught by Distefano (Title).

13. Neither Lo or Distefano disclose at least one decoupling capacitor mounted to an intermediate substrate and conductively coupled to at least one of said first and second semiconductor dies wherein said at least one decoupling capacitor comprises a thickness dimension (a), a die with a thickness (c), and a topographic contact extending between said intermediate substrate and one of the said first or second semiconductor dies, wherein said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c),

14. However, Fujisawa (e.g. 13, 16) utilizes at least one decoupling capacitor (10) mounted to an intermediate substrate (e.g. 39, 43) and conductively coupled to at least one of said first and second semiconductor dies (40) wherein said at least one decoupling capacitor comprises a thickness dimension (a), a die with thickness (c), and a topographic contact extending between said intermediate substrate and one of the said first or second semiconductor dies, wherein said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c) [e.g., Fig. 16].

¹ Since applicant can be their own lexicographer the first and second surfaces are interchanged. For

Art Unit: 2813

15. It would have been obvious to one of ordinary skill in the art to incorporate a decoupling capacitor onto the modified intermediate substrate of Lo such that said topographic contact comprises a thickness dimension (b) and said thickness dimension (a) is equal to or less than thickness dimension (b) or (c) in order to remove noise as taught by Fujisawa (Col. 1, Lines 31-34).

16. Neither Lo, Distefano or Fujisawa disclose attaching a capacitor between high and low voltages.

17. However Searls (Fig. 1; Par. 0067) utilizes disclose attaching a capacitor (130) between high and low voltages (118,140).

18. It would have been obvious to one of ordinary skill in the art to connect the modified package of Lo to include attaching a capacitor between high and low voltages in order to improve device performance as taught by Searls (Abstract).

Response to Arguments

19. Applicant's arguments with respect to claims have been considered but are moot in view of the new ground(s) of rejection .

Conclusion

20. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The prior art discloses in: Lo'434 et al. (U.S. 6,611,434) the use of a capacitor with a thickness smaller than the thickness of the die.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP

example, claim two's second semiconductor die (40) is first die for claim 8, and alternatively the first

Art Unit: 2813

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James M. Mitchell whose telephone number is (571) 272-1931. The examiner can normally be reached on M-F 8:00-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2813

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ex. Mitchell, J.D.
April 9, 2007

